Module-based Synthesis of Behavioral Verilog Descriptions to Asynchronous Circuits

In this paper we present an automatic design tool for synthesizing Verilog behavioral description of... read more