A CMOS Clock and Data Recovery Circuit for 1.25 Gb/s NRZ Data
This paper describes the PLL based clock and data recovery circuit at 1.25 Gb/s. It consists of two loops... read more
This paper describes the PLL based clock and data recovery circuit at 1.25 Gb/s. It consists of two loops... read more