This paper presents a new method to implement a multiplier using the Quasi Delay Insensitive (QDI)... read more
In this paper we present an automatic design tool for synthesizing Verilog behavioral description […]